

CSE 2600

Intro. To Digital Logic & Computer Design

Bill Siever
&
Michael Hall

This week


- Homework 8 posted soon
- Lecture next Tuesday: Will have an additional “Pre Lecture” component (for credit in the Pre-Lecture category). Also, will be semester (and exam review)
- Exam 2 page is up and has description of exam 2, example exam, etc.
 - <https://washu-cse2600-sp26.github.io/events/exam2>

Studio Review

- Control Signals...
- jal encoding / impact
- riscvsingle.sv


Chapter 7

Simple (Single-Cycle) RISC-V Computer



Simple, Single-Cycle

Identify items that are part of the “propagation delay” of an instruction.
(Estimate upper bound that needs to be used to determine clock cycle)
Consider: lw t0,4(a0)



$$t_{p_{inst}} = t_{p_{instmem}} + t_{p_{regs}} + t_{p_{alu}} + t_{p_{ram}} + t_{p_{regs}}$$




Consider Performance (prop delay) of Parts

Consider: add

Consider: or


Consider: sw

Consider: lw




Simple, Single-Cycle MIPS V Computer

Consider times when adders are "working"




Simple, Single-Cycle RISC-V Computer

Consider a sequence of instructions:
add t1,t2,t3
lw t4, 0(sp)
...




Simple, Single-Cycle RISC-V Computer




Architectures

- Harvard Architecture
 - Fixed program?
 - Not so uncommon: Car, appliances, small electronics
 - Questions: Are single-cycle things used? Yes.
- von Neumann
 - General purpose: Magic of being able to change programs *easily*
 - *Programs (operating sys) can change program: "Computer", tablets, phones, ...*


Simple, Single-Cycle RISC-V Computer



Multi-Cycle RISC-V Computer



Process



Pros/Cons of Multi-Cycle


- Instructions take only required time: Not constrained by the slowest instruction!
- A little more complex

Questions: What do you think homework...

- ...hope we don't have to make the confusing state machine...


Good news!

Process




Already have - it's a Washer.


Hw 3B & 4B



Mult-cycle: add t0, t1, t2



op = 000011 (1..)




Mult-cycle: add t0, t1, t2

S1: Decode

ALUSrcA = 01
ALUSrcB = 01
ALUOp = 00

op = 0110011
(R-type)

op = 0010011
(I-type ALU)




Mult-cycle: add t0, t1, t2


S6: ExecuteR

ALUSrcA = 10
ALUSrcB = 00
ALUOp = 10


S6: ExecuteR

ALUSrcA = 10
ALUSrcB = 01
ALUOp = 10






Mult-cycle: add t0, t1, t2




Multi-Cycle RISC-V Computer

$$t_{clock} = \max(t_{fetch}, t_{decode}, t_{alu-ish}, t_{memrd}, t_{regwr})$$



Instruction Times

- 3-5 clock cycles
- Some instructions *may* be faster



Next Improvement: Pipelines

Laundry

- Laundry machines
 - *Washer* takes 30 minutes
 - Dryer takes 1 hour (ugh)
- How long does it take to do 1 load of laundry all the way through?
- What about 2 loads?
- What's the approx. average for 50 loads of laundry?
- What if I'm doing 12 loads of laundry and put something in on load 4 that I *really* need?

A Pipeline / Factory

- My career: Develop Medical Equipment
 - Along with....



Customer Order

- Body style / size
- “Flair” (style and color)
- Body shape

Process

1. Parts prep: read order, put order in bin, put part for order in bin
2. Slide bin down line to “assembler”.
3. Slide down to cleaner
4. Slide down to packer
5. Move to shipping




Registers:

Between stages;
Like the parts bin (hold parts for inst),
but parts move, not bins


Each Stage

Each Stage

Each Stage



Pipeline CPU



Instruction Time

- Clock = Still controlled by slowest part
 - Average instructions per clock = 1 cycle though!
 - Significant improvement over prior...

Questions

- Why do we need forwarding if we already have registers storing values?
- Can you explain again the difference between forwarding and stalling for solving RAW hazards?
- The textbook mentions deeper pipelining for better performance, but also redundancy for too many stages. What are the common methods for optimizing the number of stages in pipelining?
- How does the hardware physically implement and update the scoreboards used for out-of-order execution?
- How does dynamic branch prediction actually 'learn' over time whether a branch is likely taken or not – is it purely simple hardware counters or something more complex?

Next Time

- Studio!